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Abstract 
A continuous increase in the number of transistors mounted on a single chip brings about the need for power optimization. In this 
era, where technologies such as smart grid are developed, scope for power optimisation is increasing. Smart grid is an integration 
of essential building blocks such as sensor system, control units into existing power systems which could be implemented as a 
Silicon on Chip (SoC) in Very Large Scale Integration (VLSI) circuits. VLSI circuits can be both combinational and sequential. 
In sequential circuits clock is the major source of dynamic power consumption. The technique of clock gating is used to reduce 
the clock power consumption by cutting off the idle clock cycles. In this paper, we propose aVHDL-based technique, to insert 
clock gating circuit and also the dynamic power due to this is estimated. This model has been implemented onto ISCAS’89 
sequential circuits that have been compiled using Modelsim Altera 13.1, and the Xilinx ISE tool is used to simulate and analyze 
power. The results show that the dynamic power is reduced for the sequential benchmark circuits considered. 
© 2015 The Authors. Published by Elsevier Ltd. 
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1. Introduction 
In any VLSI circuit one of the major concerning factors is low power. The building blocks used in the smart 
grid technology carry out certain independent tasks assigned to them in form of algorithms implemented into 
respective circuits where power needs are intended to be minimised. Each of these algorithms will consist of specific 
circuit design employing gates and flip flops. Henceforth VLSI is used as a base upon which any circuit is built. 
There are several factors that affect VLSI design: area, power and timing. Power dissipation and management has 
become a crucial factor that affects every VLSI chip design. As the usage of electronic devices increase, speed, 
mobility and miniaturization of current electronic products increase as well thereby creating a need for smaller, 
battery efficient and faster circuits.  
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One of the important requirements during a design process is to know how much power the circuit should dissipate, 
considering its application. The total power consumed in any circuit will consist of static and dynamic power. The 
power savings are due to the reduction in the switching capacitance that takes place in the clock network and also 
the switching activity due to storage elements during the inactive states of clock [1][2]. Switching power constitutes 
to 70%-90 % of power dissipated [3][4]. The switching activity of the circuits can be used to find the average power 
dissipated which in turn helps in analysing the speed performance[5][6]. The switching activity can be limited in 
VLSI design by using a technique called clock gating in synchronous circuits by cutting the idle cycles of flip 
flop[7][8]. Clock gating is the method of adding extra logic in order to derive a gated clock which is fed into the D 
flip flop. Clock gating is accepted as the power optimized technique as it reduces the power at system level, register 
transfer level (RTL) and gate level. Higher levels of optimization are achieved more in RTL level than gate level, 
where operations are carried out in register blocks as opposed on logic gates.  
 
The main aim of the clock gating technique is to cut off the clock during the idle cycles of flip flop. Clock 
gating technique is implemented for three different cell types: 1) Latch based cell, 2) Flip flop based cell, 3) Gate 
based cell. From [1] it is inferred that gate based clock gating cell is preferable than latch based cell or flip flop 
based cell when power is the major constraint. 
2. Gate based clock gating 
2.1. AND Gate 
 
AND gate is the most common gate used for clock gating because of its simple logic[9][10][11]. To gate the clock, a 
two input AND gate is inserted in the four bit counter having one of its input as clock and other as the enable signal 
“En”. When enable signal is equal to zero and the clock can take any value (i.e. it can either be in positive or 
negative cycle). The output of the AND gate which is also known as the gated clock “GCLK = 0”. When enable is 
equal to one then the output of the gated clock (GCLK) varies according to the clock signal. When output of the 
gated clock (GCLK) undergoes a transition from high to low (i.e. when the negative edge occurs), the counter gets 
incremented. The drawback in this technique is that, for the positive edge triggered counter when enable signal goes 
from 1 to 0 and when the clock is at rising edge, a glitch occurs because of the greater falling time period of enable 
signal. The output obtained is incorrect, because of the aforementioned reason. Any hazard that occurs when enable 
is equal to one is directly imprinted on to the GCLK this is an unstable behavior of the circuit. 
 
2.2. NOR Gate 
 
NOR gate gives output of the gated clock (GCLK) equal to one only when both enable and the clock have a value 
zero. Hence the enable signal is passed through a NOT gate before being fed as one of the inputs of the NOR gate so 
that the output of the gated clock (GCLK) is obtained when enable is ON. NOR gate clock gating is used in 
particular for positive edge triggered circuits[11][12]. 
 
3. Design of Clock Gated D Flip Flop 
 
The flip flop that is most commonly used for the designing of any circuit is the D flip flop as it has a simple 
function. The input that is fed as the input to the D flip flop appears as the output after the edge of the clock is 
triggered. It is used commonly in many circuits as a memory element because it ensures that the inputs S and R are 
never equal to one at the same time. For a positive edge triggered D flip flop, the output value is held onto until the 
next positive edge of the clock is triggered. This is the principle on which the following design has been described. 
When the present and next state of the D flip flop is observed, it is noticed that when two continuous inputs are 
identical, the D flip flop gives the same value as output. Fig. 1 shows the clock gated D flip flop.The clock cycle that 
is fed into the D flip flop when the output does not vary is termed as idle clock cycles. In order to remove these, 
when the flip flop are of different values the EXOR gate passes a output 1 which is given as an output to the AND 
gate along with a clock pulse passed on to the flip flop for further switching activity that takes place during different 
cycles of the clock pulses. 
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Fig.1. Clock gated D flip flop 
 
The optimized waveform for the clock gated D flip flop is shown in Fig  2. The EXOR gate is set whenever the D 
and Q values are different. The gated clock is obtained by giving the output of the EXOR gate and CLK as an input 
to the AND gate. The output of the AND gate which is a derived clock called G-CLK is given as the input to the D 
flip flop. The number of cycles in the derived clock is less than that of the original clock 
 
 
 
Fig. 2. Waveform for gated D flip flop 
 
              Table 1: Power 
 
4. Power Analysis of D Flip Flop 
 
Power analysis of the D flip flop shown in Table1, is obtained from Xilinx tool, VHDL code for the D flip flop is 
programmed using behavioural model and is simulated in MODELSIM. We adapt VHDL technique for its 
Configuration, generate generic and package statements that help in managing large design. Due to the reduce in the 
number of cycles of the derived clock, the power consumed by the clock gated D flip flop is reduced by 29.74% 
compared to original D flip flop as shown in Table 1. 
 
4.1. Steps to Analyse Power of S27 Circuit 
 
1) A VHDL code with test bench is written and compiled for the s27 circuit both with clock gating and 
 
Power without clock gating 
 
Power with clock gating 
 
Power reduction 
 
492.69mW 
 
346.16mW 
 
146.53mW 
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without clock gating logic in MODELSIM. 
 
2) It is then simulated to obtain the waveform of the circuit and the switching activity of the circuit is 
monitored by creating the VCD file with the help of MODELSIM simulator. 
 
3) The VHDL code is then synthesized in the Xilinx software in order to create NCD file. To analyze power 
the NCD file and the VCD file is loaded and the dynamic power for the circuit at Vcc is at 1.2 V will be 
calculated by the tool. 
 
4. Experimental Results 
 
The design is implemented for each of the ISCAS’89 benchmark circuits mentioned below, in the MODLESIM tool. 
The simulation and power analysis for the circuits is obtained from the XILINX ISE tool. In Table 2, the total power 
of the circuit with and without clock gating has been compared and the percentage reduction has been obtained. 
From this table we observe that for larger benchmark circuits, there is a decrease in the percentage of power 
reduction due to area tradeoff of the clock gating circuit. 
 
Table 2: Power analysis of benchmark circuits 
 
 
CIRCUIT NAME 
 
POWER 
 
POWER 
REDUCED 
 
%OF POWER 
REDUCTION WITHOUT 
CLOCK GATING 
WITH 
CLOCK 
GATING 
4-Bit Counter 2296.79 mW 1793.49mW 503.50mW 21.91% 
s27 536.53mW 331.65mW 204.88mW 38.19% 
s298 2408.07 mW 1373.45mW 1034.62mW 42.96% 
s444 2755.05 mW 1563.06mW 1191.99mW 43.26% 
s838 15289.31mW 14548.10mW 741.21mW 
 
5.09% 
 
s1196 105634.74mW 104474.49mW 1160.25mW 1.09% 
s9234 
 
97040.33mW 
 
96481.40mW 558.93mW 
 
0.575% 
 
 
5. Conclusion 
 
Power consumption has risen to one of the much sought after field of research in VLSI design. The clock gating 
technique that has been proposed is based on the relationship between the triggering transition of the clock and the 
present and the next state function of the flip flop. The dynamic power is reduced by cutting off the idle cycles of the 
flip flop by disabling the clock input. Power has been calculated by implementing the clock gated benchmark 
circuits on the Spartan 3 FPGA family. It has been found that the power reduces although there is an area trade off.  
From the experimental results shown above, the dynamic power is reduced by cutting off the idle cycles of the flip 
flop by disabling the clock input. Power has been calculated by implementing the clock gated benchmark circuits on 
the Spartan 3 FPGA family. It has been found that the power reduces although there is an area trade off. The 
proposed model can be made compatible with other optimization techniques for further reduction of power and also 
for the reduction in number of components.As the design proposed above is compatible to almost any circuit, it can 
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be employed in smart grid circuit which is an advantageous method.The power has been calculated for the FPGA 
family of Spartan 3 which is efficient for its logical integration, number of input-output configuration, power can be 
calculated for various other FPGA family based on the requirement of circuits and specification. 
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